


GALS Interconnect: Delivering Transparent Connectivity for Multicore SoCs

Uri Cummings
VP, Product Development




Fulcrum Snapshot



**“Clockless”
Semiconductor Company**



**Formed out of Caltech
(January 2000)**



**Shipping low-latency
10G products today**



**Located in Calabasas, CA
(45 people)**



Granite Ventures

infinity | capital

NEA
NEW ENTERPRISE ASSOCIATES



Palomar
VENTURES

WORLDVIEW
TECHNOLOGY PARTNERS

Backed by top-tier investors



Agenda

Multicore Interconnect Requirements

Limitations of Traditional Architectures

Introduction to GALS Architectures


Introduction to Nexus Interconnect

Application Examples

Multicore Interconnect Requirements

The ultimate goal: “Transparent connectivity”

Sample Multicore SoC




- Any-to-any connectivity
- Any number of blocks
- Massive bandwidth
- Negligible latency penalty
- Modest power and area
- Transports any type of data
- Plug-and-play design
- Fully reusable
- Process portable

Traditional Architectures Come Up Short


Fully custom, or sub-optimal performance

Split Bus Architecture




- **Specialized per design**
 - Not reusable
- **Capacity and connectivity limited to intended flow**
- **Latency varies by link**
- **Not "any-to-any"**

Shared Bus Architecture



- **Under provisioned**
 - Or power hungry
- **Block placement impacts overall performance**
 - A balanced bus offers better performance


Synchronous Crossbar Architecture



- **Power hungry**
- **Two domain hops per link**
 - Increased latency
 - Reduced performance

GALS: A Novel Architectural Approach

Autonomous blocks linked together in a decoupled fashion




- **Simplifies large-scale design**
 - Communication exclusively through the interconnect
 - Autonomous design teams can more easily collaborate
- **Increases local performance**
 - Blocks are independently performance-optimized
 - No global timing constraints
- **Delivers reusability**
 - Blocks are self contained
 - Interconnected via generic request/grant FIFO interface
- **Improves chip performance**

GALS: Globally asynchronous, locally synchronous

GALS Interconnect Requirements

*Amended goal: “Transparent **decoupled** connectivity”*




- **Block autonomy**




- Any-to-any connectivity
- Any number of blocks
- Massive bandwidth
- Negligible latency penalty
- Modest power and area
- Transports any data
- Plug-and-play design
- Fully reusable
- Process portable

Fulcrum's Nexus Meets All Requirements

Nexus fits any performance-optimized application

Sample Multicore SoC (Based on Nexus)




-  - Synchronous IP block
-  - Pipelined repeater
-  - Clock domain converter




- **Massive bandwidth**
 - Up to 160Gbps/port (>2.5Tbps total)
- **Negligible latency penalty**
 - 3ns (includes arbitration)
- **Modest power and area**
 - Power scales on activity (300Gb/W)
 - Extremely compact (<2mm²)

Fulcrum's Nexus Meets All Requirements

*Nexus delivers “transparent **decoupled** interconnect”*

Sample Multicore SoC (Based on Nexus)




-  - Synchronous IP block
-  - Pipelined repeater
-  - Clock domain converter

- **Block autonomy**
 - Transparently interconnects domains (any-to-any)
- **Any number of blocks**
 - Scales in ports and bit width
- **Transports any type of data**
 - Cells, packets, media streams
- **Plug-and-play design**
 - Request/grant FIFO interface
- **Fully reusable**
 - Macros placed as needed
- **Process portable**
 - 180nm, 150nm, 130nm, 90nm designs

Issues With High-Speed Clocked Circuits

Worst-case performance; constant power drain

Conventional Clocked Circuits



Performance

- Clock set for slowest block — penalizing overall performance

Power

- Clock structure constantly consumes power; clock gating is time consuming


Reliability

- High-speed designs are subject to races or glitches from variations in process or temp

Fulcrum's Integrated Pipelining

The fastest datapath in CMOS (proven in silicon)

Fulcrum Integrated Pipelining



High performance

- Circuits operate with no restrictions — no clock to throttle performance

Low power

- Power consumption based on activity — no clock tree

Highly reliable


- Local handshake is robust to change — no races or glitches from variations in process and temperature

Unique GALS SoC Enabling Circuits

Two key IP blocks enable SoC performance and scalability

Nexus*

(Terabit Asynchronous Crossbar)



- Gigahertz performance
- Terabit capacity
- Nanosecond latency
- No power penalty


* Licensed to



for SoC interconnect

RapidArray

(Asynchronous SRAM)



- 600MHz SRAM
- Gigahertz interconnect
- 518Gbps throughput
- Scalable for any use


Key Benefits:

- Easily integrates independent clock domains
- Interconnects everything
- Power scales on activity
- 2x the speed of vendor cores (same size, density, yield)
- Reduces power consumption (based on activity)

Nexus in a Dual-Core SoC

A real-world example


Sample Multicore SoC (Based on Nexus)



- **Dual-core MIPS processor**
 - MIPS E11K 64-bit CPUs
 - 1.8GHz
- **Uses Nexus Crossbar**
 - 90nm process technology
 - 16 ports
 - 80 bits per port
 - 1.8GHz
 - 2.3Tbps total capacity
 - <3ns cross-chip latency
 - <2mm² die area

New-Generation Multicore System


Asynchronous crossbar provides coherent connectivity



- All system elements scale independently
- RapidArray can be a shared L2 cache
- GALS-based design eases integration
- Coherency can be extended to any system element


Nexus in a Commercial Chip (PivotPoint)

A real-world GALS example (13 timing domains)



Tahoe: Massive Capacity Ethernet Switch

Shared memory architecture (dozens of timing domains)



- **Local performance sized to function**
 - GHz datapath
 - 400MHz ports
 - 66MHz control
- **All ports independent**
 - Variable rates
 - Robust and resilient
- **Scalable architecture**
 - Deep roadmap with quick derivatives
- **Industry leading:**
 - Latency
 - Density
 - Packet rate
 - Power profile

Thank You

Uri Cummings

VP Product Development

uri@fulcrummicro.com



818.871.8100

www.fulcrummicro.com

26775 Malibu Hills Road
Suite 200
Calabasas Hills, CA 91301

“A group of engineers wants to turn the microprocessor world on its head by doing the unthinkable: tossing out the clock and letting the signals move about unencumbered. For those designers, inspired by research conducted at Caltech, **clocks are for wimps.**”

Anthony Cataldo , EE Times

